HP HP0-S35 Actual Free Exam Questions & Community Discussion
You are experiencing packet loss with low latency networks. Which value(s) should you customize so that the various HP SIM polling tasks complete in the shortest amount of time?
Correct Answer: C
Vote an answer
Which tools can you use to design SAN infrastructure connecting to a 3rd party array? (Choose Three)
Correct Answer: B,C,D
Vote an answer
Which tool can be used to determine the lifecycle status of DAS SSD disks in an HP Proliant Blade Server?
Correct Answer: C
Vote an answer
A new c7000 enclosure is fully populated with power supplies but only half of the total power is available. How should the power mode be configured to have more power available and still have redundancy?
Correct Answer: D
Vote an answer
Explanation: Only visible for EduDump members. You can sign-up / login (it's free).
HOTSPOT
Match each technology to its description.
Match each technology to its description.
Correct Answer:
Explanation:
http://h71000.www7.hp.com/doc/83final/b9073_90111/apas13.html The LPMC monitor, within the Support Tools Manager (STM) diagnostics, generates Information events for all cache errors that are detected. After three errors (Threshold) have been detected on a processor in 1440 minutes, or a 24-hour period of time (Period), the monitor deactivates that particular processor, marks it for deconfiguration on the next system reboot, and generates a SERIOUS event. After the failed processor is deactivated, the LPMC monitor attempts to activate one of the inactive Instant Capacity processors, if any are available. This method ensures the processing power of the system is unchanged.
A default value of "three" is assigned to Threshold, except for the PCX-W+ family of processors, which has a value of "five" assigned. The default value assigned to a Period is 1440 minutes, or 24 hours, in all possible processor configurations.
An inactive processor under warranty or support automatically replaces a failed processor. HP also services and replaces any failed processor.
http://www.techrepublic.com/whitepapers/mca-error-recovery-hp-ux-feature-for-recovering-frommachinecheck-aborts/354967
HP Integrity servers provide superior reliability and availability. Nevertheless, even the best of computers can occasionally experience hardware problems that lead to unplanned downtime. Some of these problems are caused by transient events such as an alpha particle strike on memory, cache, or a processor data structure.
Intel Itanium-based servers support an advanced architecture that allows the system to contain, correct, and signal machine check errors. Many of these errors are corrected by the platform without operating system intervention. When the platform cannot correct an error, it will be handed off to the operating system. To further enhance the superior reliability of HP Integrity servers, the HP-UX MCA Error Recovery feature adds the ability to recover from some of these Machine Check Aborts (MCAs).
http://dl.acm.org/citation.cfm?id=1057740 Soft errors are functional failures resulting from the latching of single-event transients (transient voltage fluctuations at a logic node or SETs) caused by high-energy particle strikes or electrical noise. Due to technology scaling and reduced supply voltages, they are expected to increase by several orders of magnitude in logic circuits. Both combinational and sequential logic circuits are expected to be affected. Many different latch designs to prevent soft errors due to particle strikes on the latch nodes have been proposed. We review these designs and compare them based on their robustness and their power and performance overheads. We also propose new latch designs, the best of which is vulnerable only to a single-event, multiple-upset without any delay overhead and consumes only 40% power of a standard latch. We expect this work will help designers to select latches for applications where soft error is an important design metric.
http://en.wikipedia.org/wiki/Montecito_(processor)
Advanced compensation for errors in cache, for reliable operation under mission-critical workloads. This was code-named Pellston technology during development, and has recently been renamed Intel Cache Safe Technology
Under Intelligent Provisioning Preferences, which options are available to update the System Software Update? (Select two)
Correct Answer: A,E
Vote an answer
Explanation: Only visible for EduDump members. You can sign-up / login (it's free).
What needs to be installed so that Virtual Connect Manager 3.x or later can be used?
Correct Answer: B
Vote an answer
Explanation: Only visible for EduDump members. You can sign-up / login (it's free).
Which components are required for Insight Control Server Deployment to work correctly? (Select two)
Correct Answer: B,C
Vote an answer
Explanation: Only visible for EduDump members. You can sign-up / login (it's free).
What is different about the Intel processors in HP ProLiant G7 and Gen8 server?
Correct Answer: C
Vote an answer
After replacing an Onboard Administrator (OA). the firmware revision levels differ between the primary and secondary What is the fastest way to update the lower version?
Correct Answer: A
Vote an answer
Explanation: Only visible for EduDump members. You can sign-up / login (it's free).
What is the maximum number of BL680c G7 servers you can instaqll in a c7000 rack enclosure?
Correct Answer: A
Vote an answer
Explanation: Only visible for EduDump members. You can sign-up / login (it's free).
A customer adds memory into a single processor BL460c Gen8 server. After this additional it does not POST correctly. What are possible causes? (Select two)
Correct Answer: B,D
Vote an answer
Explanation: Only visible for EduDump members. You can sign-up / login (it's free).
0
0
0
10